The 5G RU is hardware-based for the data plane. It consists of an RF transmitter and a LO PHY block, typically implemented as an FPGA or an ASIC optimized for packet management. It operates at wireline speed and can deliver latencies of less than 1 ms.